Home     Blog    News    Ask a Question   

Analog Devices ADSP-CM409F


ADuC7019  ADuC7020  ADuC7021  ADuC7022  ADuC7024  ADuC7025  ADuC7026  ADuC7027  ADuC7028  ADuC7029 
ADSP-CM402F  ADSP-CM403F  ADSP-CM407F  ADSP-CM408F  ADSP-CM409F 
ADuCM360  ADuCM361  ADuCM362  ADuCM363 
All Supported Chips 

ADSP-CM409F
ADSP-CM408F
ADSP-CM407F
ADSP-CM403F
ADSP-CM402F

 Supported by the Crossware Development Suite for ARM Developer and Professional Editions

 Context menu Code Creation Wizards:

  • ADC Controller
  • Clock Generation Unit
  • General Purpose Counter 0
  • General Purpose Counter 1
  • General Purpose Counter 2
  • General Purpose Counter 3
  • Capture Timer
  • CRC
  • DAC Controller
  • DMA0
  • DMA1
  • DMA10
  • DMA11
  • DMA12
  • DMA13
  • DMA14
  • DMA15
  • DMA16
  • DMA17
  • DMA18
  • DMA19
  • DMA2
  • DMA20
  • DMA3
  • DMA4
  • DMA5
  • DMA6
  • DMA7
  • DMA8
  • DMA9
  • Dynamic Power Management
  • EMAC
  • Harmonic Analysis Engine
  • NVIC
  • PADS
  • PINT 0
  • PINT 1
  • PINT 2
  • PINT 3
  • PINT 4
  • PORT A
  • PORT B
  • PORT C
  • PORT E
  • PORT F
  • PWM0
  • PWM1
  • PWM2
  • Reset control unit
  • System Crossbars
  • System Event Controller
  • SINC Filter
  • Static Memory Controller
  • SPI0
  • SPI1
  • SPI2
  • SPORT0
  • SPORT1
  • System Protection Unit
  • System Watchdog Unit 0
  • System Watchdog Unit 1
  • System Watchdog Unit 2
  • System Watchdog Unit 3
  • System Watchdog Unit 4
  • TIMER0
  • Trigger Routing Unit
  • TWI
  • UART0
  • UART1
  • UART2
  • WDOG

 Cortex-M4 core simulation

  • Instruction set simulation
  • DSP instruction set simulation
  • FPU instruction set simulation

 Register views:

  • Core
  • NVIC
  • M4P
  • SPI
  • TWI
  • PADS/PINT/PORTS
  • PINT/SWU/WDOG
  • SPORT
  • PWM
  • UARTs
  • CGU/DPM/RCU/TRU
  • SPU
  • CNT
  • TIMER0
  • ADCC0/DACC
  • HAE/SINC
  • CPTMR/CRC
  • SBC/SEC/SMC
  • EMAC
  • DMA

 Source level on-chip debugging with Jaguar USB JTAG interface