Table of Contents Previous topic Next topic
MATHS CO-PROCESSOR REFERENCE->FSGLMUL
FSGLMUL Single Precision Mulitply
FPn x source -> FPn
| Assembler Syntax: | FSGLMUL.<fmt> <ea>,FPn |
| FSGLMUL.X FPm,FPn |
| Allowable Addressing Modes |
| FSGLMUL.X | FPm,FPn | |
| FSGLMUL.<fmt> | Dn,FPn Only if <fmt> is .B,.W,.L or .S | |
| FSGLMUL.<fmt> | (An),FPn | |
| FSGLMUL.<fmt> | (An)+,FPn | |
| FSGLMUL.<fmt> | -(An),FPn | |
| FSGLMUL.<fmt> | (d16,An),FPn | |
| FSGLMUL.<fmt> | (d8,An,Xn),FPn | |
| FSGLMUL.<fmt> | (bd,An,Xn),FPn | |
| FSGLMUL.<fmt> | ([bd,An,Xn],od),FPn | |
| FSGLMUL.<fmt> | ([bd,An],Xn,od),FPn | |
| FSGLMUL.<fmt> | (xxx).W,FPn | |
| FSGLMUL.<fmt> | (xxx).L,FPn | |
| FSGLMUL.<fmt> | #(data),FPn | |
| FSGLMUL.<fmt> | (d16,PC),FPn | |
| FSGLMUL.<fmt> | (d8,PC,Xn),FPn | |
| FSGLMUL.<fmt> | (bd,PC,Xn),FPn | |
| FSGLMUL.<fmt> | ([bd,PC,Xn],od),FPn | |
| FSGLMUL.<fmt> | ([bd,PC],Xn,od),FPn |