Table of Contents
Previous topic Next topic
MICROPROCESSOR INSTRUCTION REFERENCE->FMOVE
Move Floating-Point Data Register
Compatibility: ColdFire chips with a floating-point unit (FPU)
Source -> Destination
Assembler Syntax: | FMOVE.fmt <ea>,FPx |
| FMOVE.fmt FPy,<ea> |
| FADD.D FPy,FPx |
| FrADD.fmt <ea>,FPx |
| FrADD.D FPy,FPx |
where r is rounding precision, S or D
Format: Byte (B), Word (W), Long (L), Single-precision (S), Double-precision (D)
Moves the contents of the source operand to the destination operand.
FSMOVE rounds to single-precision, FDMOVE rounds to double-precision and FMOVE rounds to the precision specified by the floating point control register FPCR (which by default is double-precision).
Floating-Point Status Register:
N | Not affected |
Z | Not affected |
I | Not affected |
NAN | Not affected |
BSUN | Always cleared |
INAN | Set if the input is not-a-number; else cleared |
IDE | Set if the input is a denormalised number; else cleared |
OPERR | Always cleared |
OVFL | Always cleared |
UNFL | Always cleared |
DZ | Always cleared |
INEX | Set if the infinitely-precise mantissa of the intermediate result has more significant bits than can be represented exactly in the selected rounding precision; or if the input is a denormalised number and the IDE exception is disabled; else cleared |
| Allowable Addressing Modes |
|
| Dn,FPn | FPn,Dn |
| | |
| (An),FPn | FPn,(An) |
| (An)+,FPn | FPn,(An)+ |
| -(An),FPn | FPn,-(An) |
| (d16,An),FPn | FPn,(d16,An) |
| | |
| | |
| | |
| | |
| (d16,PC),FPn | |
| | |