Table of Contents        Previous topic       Next topic       

MICROPROCESSOR INSTRUCTION REFERENCE->ORL

ORL    Bitwise Logical OR <destination>,<source>

ORL performs a bitwise logical OR between the source and destination variable and stores the result in the destination variable.

Formats:
    

Description	Mnemonic	Bytes	Cycles

a	Or Immediate Data:	ORL A,#<data>	2	1
b	Or Indirect Address:	ORL A,@Ri	1	1
c	Or Register:	ORL A,Rn	1	1
d	Or Memory:	ORL A,<direct address>	2	1
e	Or Carry Flag:	ORL C,<bit address>	2	2
f	Or Complement of Carry Flag:	ORL C,/<bit addresss>	2	2
g	Or Immediate to memory:	ORL <direct address>,#<data>	3	2
h	Or Accumulator to memory:	ORL <direct address>,A	2	1

where Ri is R0 or R1 and Rn is R0 - R7 and '/' means logical complement of address bit.
    

PSW:	C	AC	F0	RS1	RS0	OV	P
a-d	N/A	N/A	N/A	N/A	N/A	N/A	*
e,f	*	N/A	N/A	N/A	N/A	N/A	N/A
g,h	N/A	N/A	N/A	N/A	N/A	N/A	N/A

(N/A: Not affected)