Table of Contents        Previous topic       Next topic       

MICROPROCESSOR INSTRUCTION REFERENCE->OUTD

OUTD  Output memory indirectly address by HL to port (C) decrementing B and HL

(C) <- (HL) : B <- B-1 : HL <- HL_1

                        C to A0-A7
                        B to A8-A15

Flags
    

S	Unknown
Z	Set if B becomes 0, else cleared
H	Unknown
P/V	Unknown
N	Set always
C	Unknown

    

No of	M	T	usec @
bytes	cycles	states	2 MHz

2

4

16

8