Table of Contents Previous topic Next topic
MICROPROCESSOR INSTRUCTION REFERENCE->LSL
LSL Logical Shift Left (same as ASL)
C <- bit7 <-....<- bit0 <- 0
Condition Code Register:
C Set to bit 7 of operand
V Set if N 'eor' C = 1 after execution, else cleared
Z Set if result Zero, else cleared
N Set if result Negative, else cleared
I Not affected
H Not affected
| Addressing mode | Assembler syntax |
| Index X: | LSL <exprn.>,X |
| Index Y: | LSL <exprn.>,Y |
| Extend: | LSL <exprn.> |