Table of Contents Previous topic Next topic
MICROPROCESSOR INSTRUCTION REFERENCE->BIT
BIT Logical AND Memory with Accumulator
BITA
BITB
A 'and' M or B 'and' M
Condition Code Register:
H Not affected
N Set if result Negative, else cleared
Z Set if result Zero, else cleared
V Always cleared
C Not affected
| Addressing mode | No of cycles | No of bytes |
| Immed.: | 2 | 2 |
| Direct: | 4 | 2 |
| Extended: | 5 | 3 |
| Index/Indirect: | 4+ | 2+ |